CIMdata PLM Industry Summary Online Archive
21 January 2008
Implementation Investments
Synopsys IC Compiler Successfully Employed by Matsushita for First 45-nm SoC Design Tapeout
Synopsys, Inc. announced that IC Compiler was used in a 45-nanometer (nm) system-on-chip (SoC) device of which Matsushita Electric Industrial Co., Ltd., the consumer electronics company behind the globally recognized Panasonic brand, has completed the tapeout, and which is entering volume production. In addition to IC Compiler, Synopsys' comprehensive place-and- route solution, Matsushita used Synopsys' Design Compiler® solution for high-quality RTL synthesis, and the PrimeTime® SI timing analysis solution and Star-RCXT™ extraction tool for silicon-accurate sign-off. Using the latest technologies in Synopsys' Galaxy™ Design Platform, Matsushita was successful in meeting their goals for smaller die size and lower power consumption required for its advanced consumer electronics SoC design.
"Design productivity and power consumption are important problems in SoCs for consumer applications," said Hakuhei Kawakami, director at Corporate System LSI Division, Semiconductor Company, Matsushita Electric Industrial Co., Ltd. "We expect Synopsys to deliver advanced technology for the nanometer process. Synopsys synthesis, sign-off and place-and-route solutions have been deployed in Matsushita's 45-nm design."
Consisting of more than 250 million transistors, this 45-nm device integrates three to four times more logic than its predecessor. Matsushita turned to IC Compiler for its XPS (extended physical synthesis) technology, which accelerates timing closure by extending physical synthesis to full place-and-route. In addition, IC Compiler provided tight correlation to sign- off using PrimeTime SI for timing analysis and Star-RCXT for extraction. Based on this silicon success, Matsushita is actively deploying IC Compiler on a broad range of designs. Matsushita has also moved to the latest technology in RTL synthesis by making Design Compiler topographical technology a standard part of their flow.
"Over the years, Synopsys has invested heavily in research and development at each new technology node from 90 nanometers to 65 nanometers and beyond,'' said Antun Domic, senior vice president and general manager of Synopsys' Implementation Group. "It's exciting to be associated with the industry's first publicly announced 45-nanometer consumer design. We congratulate Matsushita on their success, and we plan to continue working closely with them for the mutual benefit of both companies by extending the advanced design capabilities of the Galaxy Design Platform."
Become a member of the CIMdata PLM Community to receive your daily PLM news and much more.
Tell us what you think of the CIMdata Newsletter. Send your feedback.
CIMdata is committed to your privacy. Your personal information will never be sold or shared outside of CIMdata without your express permission.