CIMdata PLM Industry Summary Online Archive
30 April 2007
Implementation Investments
Unisys Improves Logic Design Team Productivity With Cadence Incisive Formal Verifier
Cadence Design Systems, Inc . announced that Unisys Corporation has incorporated Cadence® Incisive® Formal Verifier into its design flow for assertion-based formal analysis. Using Formal Verifier, Unisys experienced productivity gains and improvements in overall quality, delivering advanced complex chips at multiple sites.
Part of the Cadence Logic Design Team Solution's "Design with Verification" approach, Formal Verifier exposed many hard-to-find functional bugs early in the Unisys design cycle, enabling greater team productivity and accelerating project completion. Logic Designers were able to verify design blocks months prior to testbench simulation, resulting in faster and more cost-efficient overall chip verification. Moreover, the assertions developed by the team early in the design cycle were fully reusable in simulation and acceleration/emulation later in the flow, adding greater observability and leading to faster debug and an overall shorter verification cycle.
"Design with verification starting with Incisive Formal Verifier has helped us take our enterprise servers to market more efficiently and earlier, and at a lower cost," said Steve Guarrieri, vice president of platform development at Unisys. "In addition, it helped mitigate the risk of corner-case re-spins, and we've found it easy to broadly deploy into our standard product flow across multiple projects, including our most advanced and complex ASICs."
The Unisys team reported success on multiple projects, including a highly complex ASIC design. The ease of adoption and designer-friendly nature of the Formal Verifier technology further enhanced the Unisys verification environment that included Incisive Design Team Simulator and Incisive Palladium® Emulator. When combined with the comprehensive Plan-to-Closure assertion-based verification methodology, Unisys realized significant productivity gains.
"We are excited to see companies such as Unisys, reaping savings and benefits from the Cadence Logic Design Team Solution's early verification technology," said Steve Glaser, corporate vice president of marketing, Verification Division at Cadence. "Incisive Formal Verifier offers a complete plan-to-closure assertion-based verification methodology, yields tremendous productivity and quality gains, and provides a perfect fit for design teams that want to optimize RTL bring-up and improve overall project time to market."
Become a member of the CIMdata PLM Community to receive your daily PLM news and much more.
Tell us what you think of the CIMdata Newsletter. Send your feedback.
CIMdata is committed to your privacy. Your personal information will never be sold or shared outside of CIMdata without your express permission.