CIMdata PLM Industry Summary Online Archive
17 April 2007
Implementation Investments
ASE Chooses Cadence for SiP Design Worldwide
Cadence Design Systems, Inc. and Advanced Semiconductor Engineering, Incorporated announced that ASE has selected Cadence® System-in-Package (SiP) design technology to provide high-performance package design services to its customers throughout the world.
"With Cadence SiP design technology, we have an integrated co-design flow within the supply chain for optimizing SiP design and system integration, from die to package to final product," said Dr. C. P. Hung, senior director of corporate design, research and development, ASE Group. "By working with Cadence , we are better able to serve our customers' needs in this exciting and rapidly growing packaging segment."
The latest Cadence SiP design technologies provide flows for digital SiP module co-design integrated with the Cadence Encounter® digital IC design platform, and flows for RF/AMS SiP module co-design integrated with the Cadence Virtuoso® custom design platform. These flows integrate IC package and chip design into a concurrent streamlined process. This allows both ASE and its customers to shorten design cycle time and optimize total packaging solutions for yield and performance, while minimizing design risk.
"Collaborating with ASE has enabled Cadence to develop features uniquely designed for assembly and test foundries," said Charlie Giorgetti, corporate vice president of product marketing at Cadence. "This innovative partnership enables Cadence to offer SiP co-design solutions that reduce design cycle time and meet increasingly demanding performance specifications."
Become a member of the CIMdata PLM Community to receive your daily PLM news and much more.
Tell us what you think of the CIMdata Newsletter. Send your feedback.
CIMdata is committed to your privacy. Your personal information will never be sold or shared outside of CIMdata without your express permission.